Area-Efficient QC-LDPC Decoder Architecture Based on Stride Scheduling and Memory Bank Division - I-Scover metadata
ARTICLE

Area-Efficient QC-LDPC Decoder Architecture Based on Stride Scheduling and Memory Bank Division

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語