A 150MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique - I-Scover metadata
ARTICLE

A 150MS/s 10-bit CMOS Pipelined Subranging ADC with Time Constant Reduction Technique

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語