Power-Efficient LDPC Decoder Architecture Based on Accelerated Message-Passing Schedule - I-Scover metadata
ARTICLE

Power-Efficient LDPC Decoder Architecture Based on Accelerated Message-Passing Schedule

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語