Study of pattern area reduction for standard cell with planar and SGT transistor - I-Scover metadata
ARTICLE

Study of pattern area reduction for standard cell with planar and SGT transistor

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語