A 64×32bit 4-read 2-write low power and area efficient register file in 65nm CMOS - I-Scover metadata
ARTICLE

A 64×32bit 4-read 2-write low power and area efficient register file in 65nm CMOS

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語