A 1.5–5.0 Gb/s clock and data recovery circuit with dual-PFD phase-rotating phase locked loop - I-Scover metadata
ARTICLE

A 1.5–5.0 Gb/s clock and data recovery circuit with dual-PFD phase-rotating phase locked loop

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語