LSI Implementation of a Bit-Parallel Cellular Multiplier over GF(24) using Charge-Sharing Symmetric Adiabatic Logic. - I-Scover metadata
ARTICLE

LSI Implementation of a Bit-Parallel Cellular Multiplier over GF(24) using Charge-Sharing Symmetric Adiabatic Logic.

Metadata details

now loading...

Related ARTICLE(s)

now loading...

Related metadata

now loading...

Search by external websites

now loading...

Login 日本語